Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listing, of claims in the application:

Listing of claims:

- 1. (PREVIOUSLY PRESENTED) A method of forming a semiconductor device comprising:
 - a) forming a gate structure over a substrate being doped with a first conductivity type impurity;
 - b) performing a doped depletion region implantation by implanting ions being a second conductive type into the substrate to form doped depletion regions: and
 - c) performing a S/D implantation by implanting ions being the second conductivity type into the substrate to form source and drain regions adjacent to said gate structure: at least a portion of the doped depletion regions is directly beneath and separated from said source and drain regions:
 - (1) said doped depletion regions having an impurity concentration and thickness so that said doped depletion regions are depleted due to a built-in potential created between said doped depletion regions and said substrate:

said doped depletion regions having an impurity concentration so that a built-in junction potential between said doped depletion regions and said substrate forms depletion regions in the substrate S/N : 10/761,613 Page 4

Applicant : King Jien Chui Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

between said source and drain regions and the doped depletion regions;

said depletion regions have a net impurity concentration of the first conductivity type.

a channel region in said substrate under said gate structure; wherein said doped depletion regions are not directly beneath said channel region.

(PREVIOUSLY PRESENTED) The method of claim 1 wherein said doped depletion regions are not formed directly under said gate structure.

3. (CANCELED)

4. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes said doped depletion regions having an impurity concentration so that a built-in junction potential between said doped depletion regions and said substrate forms depletion regions in the substrate between the source and drain regions and the doped depletion regions; said depletion regions have a net impurity concentration of the first conductivity type;

said depletion regions have a net impurity concentration between 1E16 to 5E18 atom/cc.

(PREVIOUSLY PRESENTED) The method of claim 1 which further includes implanting ions of the first impurity type into said substrate between said source and drain regions and said doped depletion regions.

Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

6. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes performing an implant type selected from the group consisting of Halo implant, threshold voltage implant, and a field implant, that implant ions of the first impurity type into said substrate at least between said source and drain regions and said doped depletion regions.

- 7. (PREVIOUSLY PRESENTED) The method of claim 1 wherein a region of said substrate between said source and drain regions and said doped depletion regions has a concentration of the first conductivity type impurity between 1E16 to 1E18 atom/cc; a channel region in said substrate under said gate structure; said channel region has a concentration of a second type impurity between 1E16 to 1E18 atom/cc.
- 8. (PREVIOUSLY PRESENTED) The method of claim 1 wherein said doped depletion regions are fully depleted.
- 9. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes performing LDD implantation by implanting ions being the second conductivity type into the substrate using the gate structure as a mask to form LDD regions.
- 10. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes performing a LDD implantation by implanting ions being the second conductivity type into the substrate using the gate structure as a mask to form LDD regions:

the LDD regions are formed before the doped depletion regions.

Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

11. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes performing a LDD implantation by implanting ions being the second conductivity type into the substrate using the gate structure as a mask to form LDD regions:

wherein the doped depletion regions are formed after the LDD regions.

- 12. (PREVIOUSLY PRESENTED) The method of claim 1 wherein said first conductivity type is p-type and said substrate has a boron concentration. between 1E17 to 1E19 atom/cc.
- 13. (PREVIOUSLY PRESENTED) The method of claim 1 wherein said first conductivity type is n-type and said substrate has an As or P concentration between 1E17 to 1E19 atom/cc.
- 14. (PREVIOUSLY PRESENTED) The method of claim 1 wherein said substrate is comprised of Si or SiGe or strained Si, or relaxed SiGe or strained Ge.
- 15. (ORIGINAL) The method of claim 1 wherein said gate structure has a channel width between 0.04 and 0.5 μm.
- 16. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes performing a LDD implantation by implanting ions being the second conductivity type into the substrate using the gate structure as a mask to form LDD regions; the LDD implantation is performed by implanting As ions at a dose between 5E14 and 1E16 atoms /cm², at an energy between 1 keV and 10 ke\/

Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

17. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes performing a LDD implantation by implanting ions being the second conductivity type into the substrate using the gate structure as a mask to form LDD regions:

- the LDD implantation is performed by implanting Boron ions at a dose between 1E14 and 5E15 atoms /cm², at an energy between 1 keV and 10 keV.
- 18. (PREVIOUSLY PRESENTED) The method of claim 1 wherein the doped depletion region implantation is performed by implanting As or P ions at a dose between 5E12 and 5E13 atoms/cm², at an energy between 100 keV and 500 keV; said doped depletion region having a minimum depth below a surface of said substrate between 0.09 and 0.7 um.
- 19. (PREVIOUSLY PRESENTED) The method of claim 1 wherein the doped depletion region implantation is performed by implanting boron ions at a dose between 5E11 and 5E13 atoms/cm² at an energy between 50 keV and 200 keV; said doped depletion region having a minimum depth below a surface of the substrate between 0.09 and 0.7 um.
- 20. (PREVIOUSLY PRESENTED) The method of claim 1 wherein the S/D implantation is performed by implanting arsenic (As) or phosphorus (P) ions at a dose between 5E14 to 1E16 atoms/cm², at an energy between 50 keV and 80 keV; said source and drain regions having a depth below a surface of said substrate of between 0.04 and 0.5 um.
- 21. (PREVIOUSLY PRESENTED) The method of claim 1 wherein said second conductivity type is p-type; and said S/D implantation is performed by

Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

implanting boron ions at a dose between 5E14 to 1E16 atoms/cm², at an energy between 50 keV and 80 keV; said source and drain regions have a depth below a surface of said substrate of between 0.04 and 0.5 um.

22. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes said gate structure having sidewalls; and forming one or more spacers on the sidewalls of said gate structure.

Claims 23 to 27 (CANCELED)

CLAIMS 28 TO 35 (CANCELED)

CLAIM 36 (CANCELED)

- 37. (PREVIOUSLY PRESENTED) The method of claim 1 which further includes said gate structure has sidewalls; forming two or more spacers on the sidewalls of said gate structure prior to the doped depletion region implantation.
- 38. (CURRENTLY AMENDED) A method of forming a semiconductor device comprising:

forming a gate structure over a substrate being doped with a first conductivity type impurity;

performing a doped depletion region implantation by, using said gate structure as an implant mask and implanting ions being of a second conductive type into the substrate to form doped depletion regions; and

S/N : 10/761.613 Page 9

Applicant : King Jien Chui Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

performing a S/D implantation by implanting ions of the second conductivity type into the substrate to form source and drain regions adjacent to said gate <u>structure</u>;

the doped depletion regions are beneath and separated from said source and drain regions; said doped depletion regions have an impurity concentration and thickness so that said doped depletion regions are depleted due to a built-in potential created between said doped depletion regions and said substrate.

- 39. (PREVIOUSLY PRESENTED) The method of claim 38 which further includes said doped depletion regions having an impurity concentration so that a built-in junction potential between said doped depletion regions and said substrate forms depletion regions in the substrate between the source and drain regions and the doped depletion regions; said depletion regions have a net impurity concentration of the first conductivity type.
- (PREVIOUSLY PRESENTED) The method of claim 38 wherein said doped depletion regions are fully depleted.
- 41. (CANCELED)
- 42. (CANCELLED)
- 43. (CURRENTLY AMENDED) A method of forming a semiconductor device comprising:
 - a) forming a gate structure over a substrate being doped with a first conductivity type impurity;

Page 10

S/N : 10/761,613 Applicant : King Jien Chui Attorney Docket: CS03-050 Amendment under 37 CRF 1.312

b) performing a doped depletion region implantation by implanting ions being a second conductive type into the substrate to form doped depletion regions;

- c) performing a S/D implantation by implanting ions being the second conductivity type into the substrate to form source and drain regions adjacent to said gate structure; the doped depletion regions are beneath and separated from said source and drain regions; and
- d) performing a LDD implantation by implanting ions being the second conductive type into the substrate using the gate structure as a mask to form LDD regions:
 - (1) said doped depletion regions having an impurity concentration and thickness so that said doped depletion regions are depleted due to a built-in potential created between said doped depletion regions and said substrate:

said doped depletion regions having an impurity concentration so that a built-in junction potential between said doped depletion regions and said substrate forms depletion regions in the substrate between the source and drain regions and the doped depletion regions:

said depletion regions have a net impurity concentration of the first conductivity type.

- 44. (PREVIOUSLY PRESENTED) A method of forming a semiconductor device comprising:
 - a) forming a gate structure over a substrate being doped with a first conductivity type impurity;
 - b) performing a doped depletion region implantation by implanting ions being a second conductive type into the substrate to form doped depletion regions; and

S/N : 10/761,613 Page 11
Applicant : King Jien Chui Attorney Docket: CS03-050

Amendment under 37 CRF 1.312

 c) performing a S/D implantation by implanting ions being the second conductivity type into the substrate to form source and drain regions adjacent to said gate structure;

at least a portion of the doped depletion regions is directly beneath and separated from said source and drain regions;

(1) said doped depletion regions having an impurity concentration and thickness so that said doped depletion regions are depleted due to a built-in potential created between said doped depletion regions and said substrate;

said doped depletion regions having an impurity concentration so that a built-in junction potential between said doped depletion regions and said substrate forms depletion regions in the substrate between said source and drain regions and the doped depletion regions;

said depletion regions have a net impurity concentration of the first conductivity type;

said depletion regions have a net impurity concentration between 1E16 to 5E18 atom/cc.